You can't observe Boolean equations for FPGA
solutions the same way as for CPLD's.
But there's other results to be found.
Please note! A schematic solution like the one
above implemented in a not "optimal" manner. (more about this
Hence will the next example use a VHDL code
instead of the schematic.