VHDL for simulation – Code for synthesize

```
entity Sampler version1 is
 8
 9
        Port ( Master Clk : in
                                 STD LOGIC;
               Datin :
                             in STD LOGIC VECTOR (7 downto 0);
10
                             out STD LOGIC VECTOR (7 downto 0);
11
               Datout :
                             out STD LOGIC);
12
               Clks :
    end Sampler version1;
13
14
    architecture Behavioral of Sampler version1 is
15
                Q: STD LOGIC VECTOR (7 downto 0);
       Signal
16
       Signal Enb: STD LOGIC;
17
18
    begin
19
20
             <= not Enb;
       Clks
21
       Datout <= not Q; -- Alternative Q+1
22
23
       process( Master Clk)
24
          variable Scale: integer range 0 to 3 := 1;
25
       begin
26
          if rising edge ( Master Clk) then
27
             if Scale > 0 then
                 Scale := Scale-1;
28
29
                Enb
                       <= '0';
30
             else
31
                Scale := 2;
32
                Enb
                       <= '1';
33
              end if:
34
          end if:
35
       end process;
36
37
       process ( Master Clk)
38
       begin
39
          if rising edge ( Master Clk) then
              if Enb='1' then
40
41
                Q <= Datin;
42
             end if:
43
          end if:
44
       end process;
45
    end Behavioral;
46
```



Notes:
1) This instantiation template has been automatically generated using types
std_logic and std_logic_vector for the ports of the instantiated module
2) To use this template to instantiate this entity, cut-and-paste and then edit
COMPONENT Sampler_version1
PORT (
Master_Clk : IN std_logic;
<pre>Datin : IN std_logic_vector(7 downto 0);</pre>
<pre>Datout : OUT std_logic_vector(7 downto 0);</pre>
Clks : OUT std_logic
);
END COMPONENT;
Inst_Sampler_version1: Sampler_version1 PORT MAP(
Master_Clk => ,
Datin => ,
Datout => ,
Clks =>
);

The TestBenchWaveForm – Tool (1)

 New Source Wizard - Select Source Type BMM File IP (Coregen & Architecture Wizard) MEM File Schematic Implementation Constraints File State Diagram Test Bench WaveForm User Document Verilog Module Verilog Test Fixture VHDL Module VHDL Library VHDL Package VHDL Test Bench 	Initial Timing and Clock Wizard - Initian Maximum	alize Timing
Add to project Add to project	Clock Timing Information Inputs are assigned at "Input Setup Time" and outputs are checked at "Output Valid Delay". Rising Edge Falling Edge Dual Edge (DDR or DET) Clock High Time 100 ns Clock Low Time 100 ns Input Setup Time 15 ns Output Valid Delay 15 ns Offset 100 ns	Clock Information Clock Information Single Clock Master_Clk Multiple Clocks Combinatorial (or internal clock) Combinatorial Timing Information Inputs are assigned, outputs are decoded then checked. A delay between inputs and outputs avoids assignment/checking conflicts. Check Outputs 50 ns After Inputs are Assigned Assign Inputs 50 ns After Outputs are Checked
More Info	Global Signals PRLD (CPLD) GSR (FPGA) High for Initial: 100 ns	Initial Length of Test Bench: 1000 ns Time Scale: ns Add Asynchronous Signal Support Add Asynchronous Finish Cancel

2

The TestBenchWaveForm – Tool (2)

Xilinx - ISE - D:\BASYS_PRO JECTS\SIMULATION\Demo1\Demo1	o1.ise - [Test_of_Sampler1.tbw*]	
Σ File Edit View Project Source Process TestBench Simulation Window	w Help	
8 🗋 🖗 🕹 8 🖄 🖻 🗙 🛤 🖾 🖉 8 🗩 🔎 🗶 🗶 🔊 🔊	🔊 🚰 🖪 🔟 🗔 🥬 🥂 🎊 🙀 number_data. 🔤 💡 🕝 🌍	
◎ 🗑 🖉 🙀 課 課 課 課 👀 🔸 🔰 🗉 🖻 🖥 🚺 🗑 🗑	巡 🗄 🌰 🛨 📩 🏫 🏫 🖸 II 🔙 🕨 🔀 1000 🔍 ns 💌	a second
	End Time:	950.0
Sources for: Synthesis/Implementation		1000
	Sampler_version1	
- Sampler version1 - Behavioral (Sampler version1 vhd)		
Signal_generator1 - Behavioral (Signal_generator1.vhd)	2 Datout [7:0] 20 Ciks 0	_
- 🖫 Signal_generator2 - Behavioral (Signal_generator2.vhd)	Clks B'h00	_
– 🔚 Signal_generator3 - Behavioral (Signal_generator3.vhd)		
🔄 🔚 State_machine_demo - Behavioral (State_machine_demo.v		
155 St	Set Value	
Ente	nter the desired hexadecimal value:	
55		
		1
< > <	Pattern Wizard	
📑 Sources 📸 Snapshots 👔 Libraries 🔤 👯	OK Cancel Help State machine derr Sampler version Test of	Sampler1
Compiling what file ND: (DAGVG DDO FECHE (STMUTA	3 -1/(Complex version1 whd// in Librory version	
Entity <sempler version1=""> compiled</sempler>	LATION,	
Entity <sampler_version1> (Architecture <beha< td=""><td>havioral>) compiled.</td><td></td></beha<></sampler_version1>	havioral>) compiled.	
		>
Console OFrors Warnings To Shell 🔀 Find in Files		
		21.2
Reduy	Time: 2	21.3 MS

Behavioral Simulation (1)



Behavioral Simulation (2)

Zilinx - ISE - D:\BASYS_PROJECTS\SIMULATION\Demo	1\Demo1.ise - [S	imulat	ion]						
🖸 File Edit View Project Source Process TestBench Simulation	Window Help								
ID 🖻 🖥 🖕 IX 陆 岱 🗙 🗠 🖉 I 🖉 🖉 🖉 🖉	0 0 2 8 8		- 🎤 k? = 00	😹 number_	_data) ()		
🗊 🖉 🗐 🕸 誤 默 默 默 🖬 → 三 일 亘 일 🔺 🌤 🌤	% · 数 : 1 1 1	1 1	1 r 1 G	🔙 🕨 🗚	1000	🗸 ns 🗸			
					-				950.0
Sources for: Behavioral Simulation	urrent Simulatio		n 🤉	nn	400	600	ĩ	800	1000
- 🕤 Demo1	Time: 1000 ns			<u> </u>				I	1000
🚊 🗂 xc3s100e-4tq144	Molecut[7:0]	8	(8'hXX		X		8'h56	<u>^</u>
🔤 Signal_generator1 - Behavioral (Signal_generator1.vhd)	👌 Datout[7]	0		x					
- 🔚 Signal_generator2 - Behavioral (Signal_generator2.vhd)	🔥 Datout[6]	1							
Signal_generator3 - Behavioral (Signal_generator3.vhd)	on Datout[5]	0							
State_machine_demo - Behavioral (State_machine_demo.v	Datout[4]	1							
	J. Datout[3]	0							
	Datout[2]	1							
< >	Datout[1]	1							
📭 Sources 🙀 Snapshots 📭 Libraries	Datout[0]	0							
	oll Clks	0	× · · · · · · · · · · · · · · · · · · ·	8	******				
	■ 🚮 Datin[7:0]	8	(8'b00)	(8'h5ť	5		
Test of Complex1. Test of Complex1	Master Clk	1					-		
M Detout [2:0]									
N Datin [7:0]									
Master Clk									
PEBIOD [31:0]									
- OFFSET [31:0]									
⊕ UUT - Sampler version1 - Behavioral									
<	< >	< >	<						2
Test_of_Sampler1	😰 Design Summa	ry 📱	State_machine	_demo.vhd	🛛 🔛 Sar	mpler_version1	1.vhd	registion	
								T	ime:

Behavioral Simulation (3)

Xilinx - ISE - D:\BASYS_PROJECTS\SIMULATION\Demo1\Demo1.ise - [Simulation*]						
🖸 File Edit View Project Source Process TestBench	Simulation Window Help					
, ••• • • • • • • • • • • • • • • • • •	 Restart II Stop ✓ Step 	11 🗔 🛛 🖋 🕅 🕅 🕅 number_data 🛛 🖷 🖓 🖷 🚱 🚱 1 🕇 📫 🏫 🐴 🖸 II 🔙 🕨 📈 1000 🔍 ns 🔍	950.0			
Sources for: Behavioral Simulation	Run All	0 200 400 600	800 1 <mark>000</mark>			
Comparison C	 Run For Specified Time Goto Previous Transition Goto Next Transition Goto Marker Find Signals Sort Signals Ascending Sort Signals Descending Markers Zoom End Simulation 	8 8'hXX 0 × 1 × 0 × 1 × 0 × 1 × 0 × 1 × 0 × 1 × 0 × 1 × 0 × 0 × 0 × 0 × 0 × 0 × 0 × 0 × 0 × 0 × 0 × 0 × 0 × 0 × 0 × 0 ×	8'h56 8'h56 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1			
- OFFSET [31:0] - OFFSET [31:0] - OFFSET [31:0]	il enb	1 Divider	Rightclick			
UUT - Sampler_version1 - Behavioral		Divider Label: Divider with text	Delete			
Adatin [7:0] Adatout	and drop	Divider Height 20 Background Color: Dark gray Label Text Color: White Note: If the Divider Height is made too small the label may not appear. OK Cancel Help	Decimal (Signed) Decimal (Unsigned) ✓ Hexadecimal Binary ASCII Find Signal Sort Signals Ascending Sort Signals Descending			
			Add Divider Show Driver			

VHDL Testbenches

Behavioral Simulation (4)

Zilinx - ISE - D:\BASYS_PROJECTS\SIMULATIC	\Demo1\Demo1.ise - [Simulation*]	
🔤 File Edit View Project Source Process TestBench	imulation Window Help Restart th	he simulation
■ D 2 ■ ● & = X = 6 × 2 ● ● = 2 ↓ = 1 ● 2 換式就就就… + + 二 2 = 2	Restart III IIII IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII	lata VIVI VIVI
Sources for: Behavioral Simulation Demo1 Carbon Signal_generator1 - Behavioral (Signal_generator) Signal_generator2 - Behavioral (Signal_generator) Signal_generator3 - Behavioral (Signal_generator) Signal_generator3 - Behavioral (Signal_generator) State_machine_demo - Behavioral (State_machine) Test_of_Sampler1 (Test_of_Sampler1.tbw)	Run All Run For Specified Time Goto Previous Transition Goto Next Transition Goto Marker Find Signal Sort Signals Ascending Sort Signals Descending Markers Zoom	000 ns 1200 1600 2000 8'h56 ~
Test_of_Sampler1 - Test_of_Sampler1 Oatout [7:0] Image: Class	End Simulation 8 8'h00X	8'h55
Datin [7:0] Master_Clk PERIOD [31:0] DUTY_CYCLE OFFSET [31:0] UUT - Sampler_version1 - Behavioral UUT - Sampler_version1 - Behavioral Master_clk Matout [7:0] dation [7:0]		Zoom In Zoom Out Zoom Full View Add Measure Add Marker
Run For Specified Time	📡 Design Summary 🛛 🔚 State_machine_demo.vhd	Goto Time Goto Marker

Adding the TestBench to the Project

Xilinx - ISE - D:\BASYS_PROJECTS\SIMULATION\Demo1\D	no1.ise - [Simulai	tion]				
🛐 File Edit View Project Source Process TestBench Simulation Winc	low Help					
🗉 🕑 🖥 🕼 🐁 🐘 🔓 🗶 🕪 💷 😥 🛯 🖉 🖉 🗶 🗶 🔎 🔝	🔉 :: 🔁 🖪 🔟 🖸	8 🎤	😽 🗄 🕅 🐹 number	_data 🔹		
=====================================) 💥 🗄 🗠 🗠 🛉 🛉	å r	🐴 🖬 II 🔙 🕨 🗚	2000	🕶 ns 💌	
					950.0	
Sources for: Behavioral Simulation	urrent Simulatio		n 400	800	1200	1600 2000
- 🔄 Demo1	Time: 2000 ns					
🖻 🌐 xc3s100e-4tq144	🗖 🗖 Datout[7:0]	8	8'hXX	X	8'h/	4A 🔷
- 强 Signal_generator1 - Behavioral (Signal_generator1.vhd)	🛃 Datout[7]	1		8		
- 🔚 Signal_generator2 - Behavioral (Signal_generator2.vhd)	🚮 Datout[6]	0		8		
Signal_generator3 - Behavioral (Signal_generator3.vhd)	🚮 Datout[5]	1		8		
State_machine_demo - Behavioral (State_machine_demo.vhd)	引 Datout[4]	0		8		
Test_of_Sampler (Test_of_Sampler.tow)	💦 Datout[3]	1		×		
Test of Sampler1 th 0 (Test of Sampler1 th 0.v)	Datout[2]	0		8		
UUT - Sampler version1 - Behavioral (Sampler version1 vhd)	🛃 Datout[1]	1		8		
	🚮 Datout[0]	0		×		
	olks 🖥	1				
📭 Sources 📸 Snapshots 👔 Libraries	🗖 🚮 Datin[7:0]	8	(8'h00)		8'h55	
	🛃 Master_Clk	1				
Processes for: Test of Sampler1	Divider with text		_			
Add Existing Source	oll enb	0				
- Create New Source	🗖 🔂 q[7:0]	8	8'hUU	Χ	8'h8	55
📲 View Generated Test Bench As HDL 🦳	<mark>∂∏</mark> q[7]	0	<mark>u</mark>			
Add Test Bench To Project 🛛 🔁 🔪	ði l q[6]	1	<mark>u</mark>			
🖻 🎾 Xilinx ISE Simulator	<mark>ъл</mark> q[5]	0	<mark>u</mark>			
🖻 🏧 🛛 Simulate Behavioral Model	3]] q[4]	1	<mark>u</mark>			
Generate Self-Checking Test Bench	<mark>ði</mark> l q[3]	0	u			
	<mark>∂</mark> ∏ q[2]	1	u			
	<mark>ត្</mark> វា q[1]	0	<mark>u</mark>			
	<mark>ð 1</mark> q[0]	1	u			
						~
	<>	< >	<			>
The second secon	🝸 Design Summa	ry 📱	🕽 State_machine_den	no.vhd 🔣	Sampler_versior	n1.vhd 🔤 Simulation
						Time: 1934.2 ns

Changing Prefered Language to VHDL

📧 Xilinx - ISE - D:\B	ASYS_PRO JECTS\SIMULATION\Demo1\Der	no1. ise ·	- [Test_of_Sampler1_tb_0.v]	
🖸 File Edit View Projec	t Source Process Window Help			
E D 🖻 🖥 🕼 🛛 🕅		2 5	😑 🗉 🗁 🤌 😽 🕅 Ҡ number_data. 🛛 🔽 🕄 🌍 🕄 🕼 🏋 👯 👯 🎘	1
	*** *********************************	🖬 II 🔙	🕨 🗚 2000 🔽 ns 🔽	
	X	26		~
Sources for: Behavioral	Simulation 🛛 🗸	27	parameter PERIOD = 200;	_
Demo1	Rightelick	28	parameter real DUTY_CYCLE = 0.5;	
📄 🗂 xc3s100e-4tq144 🔵	4) Rightenek	29	parameter OFFSET = 100;	
🚽 🔚 Signal_generat	ort - Behavioral (Signal_generator1.vhd)	30		
- 🔚 Signal_generat	or2 - Behavioral (Signal_generator2.vhd)	31	initial // Clock process for Master_Clk	
- 🔛 Signal_generat	or3 - Behavioral (Signal_generator3.vhd)	32	begin	
State_machine_	_demo - Behavioral (State_machine_demo.vhd)	33	#OFFSET;	
Iest_of_Sample	er1 (Test_ot_Sampler1.tbw)	34	forever	
UUI-Samp	nier_version I - Benavioral (Sampler_version I.vhd)	35	begin	
I I I I I I I I I I I I I I I I I I I	eri_tb_u(iest_or_Sampieri_tb_u.v)	3 30	Master_Clk = 1'b0;	
- Samp	iler_version - benavioral (Sampler_version .vnd)	31	#(PERIOD-(PERIOD*DUTY_CYCLE)) Master_CIK = 1'D.	•;
		38	# (PERIOD & DOTY_CYCLE) ;	
Project Properties			end	
		<u></u>		
Property Name	Value	*	Sampler version1 UUT (
Product Category	All	*	.Master Clk(Master Clk),	
Family	Spartan3E	*	.Datin(Datin),	
Device	XC3S100E	*	.Datout(Datout),	
Package	TQ144	*	.Clks(Clks));	
Speed	-4	*		
			initial begin	
Top-Level Source Type		*	// Current Time: 185ns	
Synthesis Lool	XST (VHDL/Verling)	×	#185;	
Simulator Disformed Longuage	Verileg	×	Datin = 8'b01010101;	
Preierreu Language		×	//	
Enable Enhanced Design Summ			ena	_
Enable Message Filtering		¥	endmodule	~
				>
	UK Cancel Default	Help	Commence D Charles and a D Commiles and in Cimulation D Test of Comm	alast H
			_ournmary No State_machine_dem No Sampler_Version Simulation	neri_a
			Ln 1 Col 1 CAPS NUM SCRL Ve	ilog
JJM/feb09		/HDL	Testbenches	9

Xilinx - ISE - D:\BASYS_PROJE	CTS\SIMULATIO	N\Demo1\Demo	1. ise - [Te	est_of_Sam	pler1_tb_0.vhd*	*]		
🔤 File Edit View Project Source Proc	cess Window Hel	c .					G	
: 🗅 🖻 🖥 🕼 :: 🔏 🖬 🏹 🛤) 🎯 🛛 🛃 🖉 🖉	XX 🔎 🖻 🌽	N # 🔁 🖻	🖿 🖿 🗄 🌽 🕅	😯 🗄 🖄 🐹 numbe	er_data 🛛 🔽 🛛 🖓 🗄 🚱 🖉 📑 📝	🛛 🕸 靴 靴 靴 靴	1
i 🗉 🖻 🖹 🖻 🦉 🔺 🏞 🎘	🕘 💥 🗄 🗠 🕁	1 📥 🏫 🐴 🖸	🔙 🕨	X 2000	🗸 ns 🗸			
		×	44	SIGN	AL Datout :	std logic vector (7 Down	To 0) := "000	01
Sources for: Behavioral Simulation		~	45	SIGN	AL Clks : st	td logic := '0';		
- @Demol		~	46			= -		
😑 🛄 xc3s100e-4tq144			47	const	tant PERIOD	: time := 200 ns;		
- 🔛 Signal_generator1 - Behavioral	(Signal_generator1	.∨hd)	48	const	tant DUTY CY	CLE : real := 0.5;		
Signal_generator2 - Behavioral	(Signal_generator2	.vhd)	49	const	tant OFFSET	: time := 100 ns;		
- 🔚 Signal_generator3 - Behavioral	(Signal_generator:	3.∨hd)	50	BEGI	N			
State_machine_demo - Behavio	oral (State_machine	e_demo.vhd)	51	ι	UUT : Sample	er_version1		
I est_of_Sampler1_tb_U - testbe	nch_arch(lest_of	Sampler1_tb.	52	I	PORT MAP (M	Master_Clk => Master_Clk,		
UUI - Sampler_version1 - B	ehavioral (Sample)	r_version1.vhd)	53			Datin => Datin,		
I lest_ot_Sampleri (lest_ot_Sa	mpieri.tow) _ki_ik(Qk		54			Datout => Datout,		
I UUI - Sampier_Version - B	enaviorai (Sampiei 4 Convolorit de Or	_version1.vnd)	55			Clks => Clks);		
□ V Test_of_Sampler1_to_0 (Test_o	on_Sampieri_to_0.v Securitorel (Securitor	y v uprojent uhd) w	56	I	PROCESS -	clock process for Maste	er_Clk	
- COT - Sampler_Version1 - B	enaviorai (Samplei	_version1.vnu) 💌	57	I	BEGIN			
Snapshots 👔 Libi	raries		58		WAIT for	COFFSET;		
		×	59		CLOCK_LO	OOP : LOOP		
Processes for: Test of Sampler1 tb 0 -	testbench		60		Mast	cer_Clk <= '0';		
Add Existing Source			61		WAIT	F FOR (PERIOD - (PERIOD *	DUTY_CYCLE))	;
Create New Source			62		Mast	cer_Clk <= '1';		
🖃 🍲 Xilinx ISE Simulator			63		WAIT	FOR (PERIOD * DUTY_CYCL	E);	
- 🔁 Check Syntax			64		END LOOP	CLOCK_LOOP ;		
🔤 Simulate Behavioral Model			600		END PROCESS;	,		
			67		PROCESS			
			60		RUCESS			
			69		DEGIN	Current Ti	me: 185ns	
			70		WATT	FOR 185 ps	ie. 105115	
			71		Dati	n <= "01010101"		
			72					
			73		WAIT	F FOR 1015 ns:		
			74		END PROC	CESS :		
			75			,		
			76	END	testbench ar	rch;		~
			<					>
Te Sim Hierarchy - Te	st_of_Sampler1		ᢧ Design	Summary 🖪	State_machine_de	ei 🔚 Sampler_versio 🔤 Simulation	🔣 Test_of_Sample	er1_tb
						Ln 40 Col 19	CAPS NUM SCRL VH	HDL



Selfchecking TestBench (1)

```
20 library IEEE;
21 use IEEE.STD LOGIC 1164.ALL;
22 use IEEE.STD LOGIC_ARITH.ALL;
23 use IEEE.STD LOGIC UNSIGNED.ALL;
24 USE IEEE.STD LOGIC TEXTIO.ALL;
25
    USE STD. TEXTIO. ALL;
26
    ENTITY Test of Sampler1 selfcheck beh IS
27
    END Test of Sampler1 selfcheck beh;
28
29
30
    ARCHITECTURE testbench arch OF Test of Sampler1 selfcheck beh IS
31
        COMPONENT Sampler version1
32
            PORT (
33
                Master Clk : In std logic;
                Datin : In std logic vector (7 DownTo 0);
34
35
                Datout : Out std logic vector (7 DownTo 0);
                Clks : Out std logic
36
            );
37
38
        END COMPONENT;
39
40
        SIGNAL Master Clk : std logic := '0';
        SIGNAL Datin : std logic vector (7 DownTo 0) := "00000000";
41
        SIGNAL Datout : std logic vector (7 DownTo 0) := "UUUUUUUUU";
42
        SIGNAL Clks : std logic := 'U';
43
44
45
        SHARED VARIABLE TX ERROR : INTEGER := 0;
        SHARED VARIABLE TX OUT : LINE;
46
47
48
        constant PERIOD : time := 200 ns;
        constant DUTY CYCLE : real := 0.5;
49
50
        constant OFFSET : time := 100 ns;
51
52
        BEGIN
53
            UUT : Sampler version1
54
            PORT MAP (
55
                Master Clk => Master Clk,
56
                Datin => Datin,
57
                Datout => Datout,
58
                Clks => Clks
59
            );
```

Selfchecking TestBench (2)

```
61
            PROCESS
                     -- clock process for Master Clk
62
            BEGIN
63
                WAIT for OFFSET;
64
                CLOCK LOOP : LOOP
65
                    Master Clk <= '0';
66
                    WAIT FOR (PERIOD - (PERIOD * DUTY CYCLE));
67
                    Master Clk <= '1';</pre>
68
                    WAIT FOR (PERIOD * DUTY_CYCLE);
                END LOOP CLOCK_LOOP ;
69
70
            END PROCESS ;
71
72
            PROCESS
73
                PROCEDURE CHECK Clks (
74
                    next Clks : std logic;
75
                    TX TIME : INTEGER
76
                ) IS
77
                    VARIABLE TX STR : String(1 to 4096);
78
                    VARIABLE TX_LOC : LINE;
79
                    BEGIN
80
                    IF (Clks /= next Clks) THEN
81
                        STD.TEXTIO.write(TX LOC, string'("Error at time="));
82
                        STD.TEXTIO.write(TX LOC, TX TIME);
83
                        STD.TEXTIO.write(TX_LOC, string'("ns Clks="));
                        IEEE.STD LOGIC TEXTIO.write(TX LOC, Clks);
84
85
                        STD.TEXTIO.write(TX LOC, string'(", Expected = "));
                        IEEE.STD LOGIC TEXTIO.write(TX_LOC, next_Clks);
86
                        STD.TEXTIO.write(TX_LOC, string'(" "));
87
                        TX_STR(TX_LOC.all'range) := TX_LOC.all;
88
89
                        STD.TEXTIO.Deallocate(TX_LOC);
90
                        ASSERT (FALSE) REPORT TX_STR SEVERITY ERROR;
91
                        TX ERROR := TX ERROR + 1;
92
                    END IF:
93
                END ;
```

60

```
Selfchecking TestBench (3)
 94
               PROCEDURE CHECK Datout (
                  next Datout : std logic vector (7 DownTo 0);
 95
 96
                  TX TIME : INTEGER
 97
               ) IS
 98
                  VARIABLE TX STR : String(1 to 4096);
 99
                  VARIABLE TX LOC : LINE;
100
                  BEGIN
101
                   IF (Datout /= next Datout) THEN
                      STD.TEXTIO.write(TX LOC, string'("Error at time="));
102
                      STD.TEXTIO.write(TX LOC, TX TIME);
103
104
                      STD.TEXTIO.write(TX LOC, string'("ns Datout="));
                      IEEE.STD LOGIC TEXTIO.write(TX LOC, Datout);
105
106
                      STD.TEXTIO.write(TX LOC, string'(", Expected = "));
107
                      IEEE.STD LOGIC TEXTIO.write(TX LOC, next Datout);
108
                      STD.TEXTIO.write(TX LOC, string'(" "));
109
                      TX STR(TX LOC.all'range) := TX LOC.all;
                      STD.TEXTIO.Deallocate(TX LOC);
110
111
                      ASSERT (FALSE) REPORT TX STR SEVERITY ERROR;
                      TX ERROR := TX ERROR + 1;
112
113
                  END IF:
114
               END;
115
               BEGIN
116
                   -- ----- Current Time: 185ns
117
                  WAIT FOR 185 ns;
                  Datin <= "01010101";</pre>
118
119
                   __ _____
                   -- ----- Current Time: 215ns
120
121
                  WAIT FOR 30 ns;
122
                  CHECK Clks('1', 215);
123
                     _____
124
                   -- ----- Current Time: 415ns
125
                  WAIT FOR 200 ns;
126
                  CHECK_Clks('0', 415);
127
                    _____
                   -- ----- Current Time: 615ns
128
129
                  WAIT FOR 200 ns;
                  CHECK Clks('1', 615);
130
131
                  CHECK Datout ("10101010", 615);
132
                   __ _____
133
                  WAIT FOR 585 ns;
```

Selfchecking TestBench (4)

134	
135	IF (TX ERROR = 0) THEN
136	<pre>STD.TEXTIO.write(TX OUT, string'("No errors or warnings"));</pre>
137	ASSERT (FALSE) REPORT
138	"Simulation successful (not a failure). No problems detected."
139	SEVERITY FAILURE;
140	ELSE
141	<pre>STD.TEXTIO.write(TX_OUT, TX_ERROR);</pre>
142	STD.TEXTIO.write(TX_OUT,
143	<pre>string'(" errors found in simulation"));</pre>
144	ASSERT (FALSE) REPORT "Errors found during simulation"
145	SEVERITY FAILURE;
146	END IF;
147	END PROCESS;
148	
149	<pre>END testbench_arch;</pre>

Creating your own TestBench (1)

🔤 New Source Wizard - Select Source Type		
Memory Memory Memory Memory Memory Memory Memory Schematic Implementation Constraints File State Diagram Test Bench WaveForm User Document Verilog Module Verilog Test Fixture VHDL Module VHDL Library VHDL Package Add to project	New Source Wizard - Associate Source Select a source with which to associate the new source. Sampler_version1 Signal_generator1 Signal_generator2 Signal_generator3 State_machine_demo	
More Info		
Project Navigator will create a new skeleton source with the following specifications: Add to Project: Yes Source Directory: D\BASYS_PROJECTS\SIMULATION\Demo1 Source Type: VHDL Test Bench Source Name: Min_TestBench_Sampler1.vhd Association: Sampler_version1	More Info	() Cancel
< Back Finish Cancel		

```
-- This testbench has been automatically generated using types std logic and
23
24
   -- std logic vector for the ports of the unit under test. Xilinx recommends
   -- that these types always be used for the top-level I/O of a design in order
25
   -- to guarantee that the testbench will bind correctly to the post-implementation
26
   -- simulation model.
27
28
29
   LIBRARY ieee:
30
   USE ieee.std logic 1164.ALL;
                                     Creating your own TestBench (2)
   USE ieee.std logic unsigned.all;
31
32
   USE ieee.numeric std.ALL;
33
34
   ENTITY Min TestBench Sampler1 vhd IS
35
   END Min_TestBench_Sampler1_vhd;
36
37
   ARCHITECTURE behavior OF Min_TestBench_Sampler1_vhd IS
      ----- Component Declaration for the Unit Under Test (UUT)
38
                                                                                           39
      COMPONENT Sampler version1
              Master Clk : IN std logic;
      PORT (
40
              Datin : IN std logic vector(7 downto 0);
41
              Datout : OUT std logic vector (7 downto 0);
42
                       OUT std logic);
43
              Clks :
44
      END COMPONENT;
45
                                         ----- Inputs
46
      SIGNAL Master Clk : std logic := '0';
47
      48
49
50
      SIGNAL Clks : std logic;
51
52
   BEGIN
      -- ----- Instantiate the Unit Under Test
53
                                                                            Testbench
54
      UUT: Sampler version1 PORT MAP( Master Clk => Master Clk,
55
                                   Datin
                                             => Datin,
56
                                   Datout
                                           => Datout,
                                                                                            Clks => Clks );
57
                                                                        Clk gen.
58
      tb : PROCESS
                                                                                  001101011 , r
59
      BEGIN
                                                                        Stimuli
60
         -- Wait 100 ns for global reset to finish
61
        wait for 100 ns;
                                                                       generator
62
         -- Place stimulus here
63
        wait; -- will wait forever
64
      END PROCESS;
65
   END :
```

💁 File Edit View Project Source Process TestBench Simulation Wind	ow Help		BX
🗋 🖻 🗊 🍐 🏾 🖻 🛱 🗙 🕫 🍽 🖸 🗩 🔎 🗙 🗶 🔎 🖻	2 🛛 🖉 🖉	🎤 😽 🎊 🐹 number_data 🛛 🚽 🖓 🚱 🚱 🗊 😰 🕢 藥 🏗 🕄 🕱 🏋	
↓ → 三当三当 ▲※※※の巡目中中 十首个↑	🖬 🄙 🕨 🗚 🛛 20	00 🔽 ns 🔽	
	urrent Simulatio	950.0	
Sources for: Behavioral Simulation	Time: 2000 ns	0 400 800 1200 1600 20	00
- @ perior			~ 7
Min TestBench Sampler1 vhd - behavior (Min TestBench Sample	tataout[7:0]		
Signal_generator1 - Behavioral (Signal_generator1.vhd)	master clk		
😘 Signal_generator2 - Behavioral (Signal_generator2.vhd)	Clks		
	🗖 🔂 datin[7:0]	8	
	all datin[7]		
l estbench	🚮 datin[6]		
	🚮 datin[5]		
(international contraction of the second seco	🚮 datin[4]		
	👌 datin[3]	<u> </u>	
	🚮 datin[2]		
Stimuli	all datin[1]		
	all datin[0]		<u> </u>
	■ a [q[7:0]	<u></u>	X
	ö [[q[/]		
internet and a second se	ö ll q[6]		
	<u>ol</u> l q[ɔ]		
	ö ll q[4]		
	<u>ອກ</u> ປ[ວ] ວິກ ປ[ວ]		
	0 , 4[2]		
	3 1 a(0)		
	atout[7:0]		N.
🛃 delta_step	all datout[7]		<u></u>
🗞 delta	all datout[6]		
Moletta_xx	al datout[5]		
UII - Sampler_version1 - Behavioral	al datout[4]		
M datin [7:0]	引 datout[3]		
atout [7:0]	🚮 datout[2]		
- An clks	引 datout[1]		
<mark>R</mark> q [7:0]	🚮 datout[0]		
_ <mark>⊘]</mark> enb			
			~
If Dracesses Sim Higrarchy Min TootBanch Sampler Lund	<		>
	🔊 🛯 🖉 🖉 🖉	y 🛛 强 Min_TestBench_Sampler1.vhd 🛛 🔤 Simulation	

VHDL Testbenches



VHDL Testbenches

Creating your own TestBench (3)

```
29 LIBRARY ieee;
30 USE ieee.std logic 1164.ALL;
31 USE ieee.std logic unsigned.all;
32 USE ieee.numeric std.ALL;
   use IEEE.STD LOGIC ARITH.ALL;
33
34 use IEEE.MATH_REAL.ALL; -- This contains the SIN()
35
36
   ENTITY Min TestBench Sampler1 vhd IS
37
      Port ( CLKX: out STD LOGIC;
38
            Dataout : inout STD LOGIC VECTOR (7 downto 0));
39
   END Min TestBench Sampler1 vhd;
40
41
   ARCHITECTURE behavior OF Min TestBench Sampler1 vhd IS
42
     ----- Component Declaration for the Unit Under Test (UUT)
43
     COMPONENT Sampler_version1
     PORT( Master Clk : IN std logic;
44
          Datin : IN std logic vector(7 downto 0);
45
            Datout : OUT std logic vector(7 downto 0);
46
            Clks : OUT std logic);
47
48
     END COMPONENT;
49
      ----- Inputs
50
51
     SIGNAL Master Clk : std logic := '0';
     52
53
     SIGNAL Datout : std_logic_vector(7 downto 0);
54
55
     SIGNAL Clks : std_logic;
56
                                           _____
     _____
    signal Clk_v1: STD LOGIC := '0';
57
58
     -- Please note - Shared variables can be used for interprocess data
59
     -- exchange. Moreover can they be observed under a simulation as well
     shared variable Delta step: real := 100.0;
60
61
     shared variable Delta: real := 1000.0;
     shared variable Delta_xx: real := -1.0;
62
```

```
Creating your
 63
     BEGIN
                             ----- Instantiate the Unit Under Test (UUT)
 64
                                                                            own TestBench (4)
       UUT: Sampler version1 PORT MAP( Master Clk => Master Clk,
 65
                                       Datin
 66
                                                  => Datin,
 67
                                       Datout
                                                 => Datout,
 68
                                       Clks
                                                 => Clks );
 69
 70
       Master Clk <= not Master Clk after 5 ns; -- 100 MHz master clock
 71
       Datin
                 <= DataOut;
 72
                 \leq Clk v1;
       CLKX
 73
 74
 75
       -- This process creates a clk-signal with a variable frequency
       -- not use if its useful in practice, but it demonstrates what can
 76
 77
       -- be done.
       -- The shared variable "Delta" will decrease with the value "Delta step"
 78
 79
       -- for each step will the "Delta step" value change with "Delta_xx"
 80
        _____
 81
       Clk generator: process
 82
       begin
 83
          Clk v1 <= not Clk v1; -- Toogle the Clk
          Delta := 1000.0; -- Ready for a new count down
 84
 85
          while Delta>0.0 loop -- while not done
                               -- adjust this if needed
 86
             wait for 10 ps;
 87
             Delta := Delta - Delta step; -- one step down
 88
          end loop;
 89
 90
          if Delta xx < 0.0 then</pre>
 91
             if Delta step < 2.0 then
 92
                Delta xx := 0.1;
 93
             end if:
 94
          else
 95
             if Delta step > 198.0 then
 96
                Delta xx := -0.1;
 97
             end if:
 98
          end if:
 99
          Delta Step := Delta step + Delta xx;
100
       end process Clk generator;
```

```
Creating your
102
           _____
103
      -- This process driven by an external clock signal
                                                              own TestBench (5)
      -- the statement "wait until rising edge( clk v1)" do the trick
104
105
      _____
106
      Sinus generator: process
107
         constant Umax: integer := 127; -- Max amplitude
        constant f: real := 2.0E6; -- Frequency [Hz]
108
        constant Tper: real := 1.0/f; -- Period of fr.
109
110
      -- If you can find a way to convert real to time please let me know
111
        constant Delta: real := 1000.0E-12; -- delta time - sec
112
         constant DeltaWait: time := 1000 ps; -- delta time - ps
113
      114
        variable t: Real := 0.0; -- Actual time
115
        variable angle: real := 0.0; -- Actual angle in radians
116
        variable Usin: real := 0.0; -- The sin value [real]
117
        variable Usin int: integer; -- The sin value as integer
118
      begin
119
         wait until rising edge( Clk v1);
120
121
         angle := 2.0 * MATH PI * t * f; -- calculate angle
122
        t := t + Delta: -- next time
        Usin := real(Umax)*( SIN( angle)+1.0); -- Usin calculation
123
124
        Usin int := integer(Usin); -- convert real to integer
125
         Dataout <= conv std logic vector (Usin int, 8); -- to vector
      end process sinus generator;
126
127
128
      ----- not in use -----
129
      tb : PROCESS
130
      BEGIN
131
         -- Wait 100 ns for global reset to finish
132
      wait for 100 ns;
133
        -- Place stimulus here
134
        wait; -- will wait forever
135
      END PROCESS:
136 END;
```