VHDL for simulation



The original purposes for VHDL was to write code which:

- Described existing hardware System Models
- Generated stimuli for a UUT (Unit Under Test)
- Evaluated the output and gave errors/warnings

VHDL for simulation - TestBenches



JJM/feb09

The Clock generators – Example of Stimuli (1)



The VHDL statements after and wait for are only ment for simulation

Exercises – Asymmetric clock-signal



Create an Asymmetric clock-signal



Create an Asymmetric clock-signal – with a start offset (3 ns)

The Clock generators – Example of Stimuli (2)



The Wait statement can take three forms:

Wait for time ns; Wait until condition true; Wait on change of signal;

Finally can you mix those forms if needed. The **Wait** statement only for processes



Note – A **Process** "born" with an infinite loop, but your allowed to make your own with **LOOP** .. **End LOOP**

"Slope" generator – Example of Stimuli (1)

```
entity Signal generator1 is
   8
                                                                   Shared variable can be very usefull if
          Port ( Data : out STD LOGIC VECTOR (7 downto 0));
  9
                                                                   processes need to exchange data
      end Signal generator1;
  10
                                                                   during a simulation.
  11
  12
      architecture Behavioral of Signal generator1 is
  13
         -- Shared variables also called global variables as they can be reached
         -- by other processes.
  14
         -- Try to remove the comments from the process below and simulate again
  15
  16
         shared variable n: STD LOGIC VECTOR (7 downto 0) := (others=>'0');
  17
         shared variable i: integer := 1;
  18
  19
      begin
                              - This process produce a "slope" signal -------
  20
  21
         process
  22
            variable delay: integer := Q:
  23
        begin
  24
            Data <= n;
  25
           n := n + 1;
  26
            i := i +1;
                                                               Please note!!
  27
           Delay := i;
                                                               For simulation purposes, are you allowed to set
           --- Wait for "Delay" ns --
  28
           while Delay >0 loop
  29
                                                               or change a Shared variable from more then one
  30
              wait for 1 ns;
                                                               process.
  31
              delay := delay-1;
                                                               This not allowed when you are dealing with code
  32
            end loop;
                                                               for synthesizing.
  33
         end process;
  34
  35
                                Try to remove the comments from this ------
  36
      -- process
  37
      -- begin
  38
            wait for 500 ns;
            i := 1:#
  39
      -- end process;
  40
  41
      end Behavioral;
JJM/feb09
                                             VHDL for simulation
                                                                                                                   6
```

"Slope" generator – Example of Stimuli (3)







JJM/feb09

MATH_REAL

Constants and subprograms for real numbers. Is precompiled into the library "IEEE" (accessed via USE IEEE.MATH_REAL.ALL).

package MAT	TH_REAL is				
constant	MATH_E	:	REAL	:=	2.71828_18284_59045_23536;
constant	MATH_1_OVER_E	:	REAL	:=	0.36787_94411_71442_32160;
constant	MATH_PI	:	REAL	:=	3.14159_26535_89793_23846;
constant	MATH_2_PI	:	REAL	:=	6.28318_53071_79586_47693;
constant	MATH_1_OVER_PI	:	REAL	:=	0.31830_98861_83790_67154;
constant	MATH_PI_OVER_2	:	REAL	:=	1.57079_63267_94896_61923;
constant	MATH_PI_OVER_3	:	REAL	:=	1.04719_75511_96597_74615;
constant	MATH_PI_OVER_4	:	REAL	:=	0.78539_81633_97448_30962;
constant	MATH_3_PI_OVER_2	:	REAL	:=	4.71238_89803_84689_85769;
constant	MATH_LOG_OF_2	:	REAL	:=	0.69314_71805_59945_30942;
constant	MATH_LOG_OF_10	:	REAL	:=	2.30258_50929_94045_68402;
constant	MATH_LOG2_OF_E	:	REAL	:=	1.44269_50408_88963_4074;
constant	MATH_LOG10_OF_E	:	REAL	:=	0.43429_44819_03251_82765;
constant	MATH_SQRT_2	:	REAL	:=	1.41421_35623_73095_04880;
constant	MATH_1_OVER_SQRT_2	2:	REAL	:=	0.70710_67811_86547_52440;
constant	MATH_SQRT_PI	:	REAL	:=	1.77245_38509_05516_02730;
constant	MATH_DEG_TO_RAD	:	REAL	:=	0.01745_32925_19943_29577;
constant	MATH RAD TO DEG	:	REAL	:=	57.29577_95130_82320_87680;

MATH_REAL

function	SIGN	(Х	:REAL) 1	eturn	RE	AL;		
function	CEIL	(X	:REAL) 1	eturn	RE	AL;		
function	FLOOR	(X	:REAL) 1	eturn	RE	AL;		
function	ROUND	(X	:REAL) 1	eturn	RE	AL;		
function	TRUNC	(X	:REAL) 1	eturn	RE	AL;		
function	"MOD"	(X,Y	REAL) 1	eturn	RE	AL;		
function	REALMAX	(X,Y	REAL) 1	eturn	RE	AL;		
function	REALMIN	(X,Y	REAL) 1	eturn	RE	AL;		
procedure	UNIFORM	(va	riabl	.e :S	SEED1,S	SEE	D2:inou	t POSITIVE;	
		va	ariabl	e >	:out H	REA	L);		
function	SQRT	(X:I	REAL)				return	REAL;	
function	CBRT	(X:E	REAL)				return	REAL;	
function	``* * ''	(X:I	INTEGE	ER;	Y:READ	L)	return	REAL;	
function	``* * ''	(X:I	REAL;		Y:READ	L)	return	REAL;	
function	EXP	(X:I	REAL)				return	REAL;	
function	LOG	(X:E	REAL)				return	REAL;	
function	LOG2	(X:E	REAL)				return	REAL;	
function	LOG10	(X:E	REAL)				return	REAL;	
function	LOG	(X:E	REAL;	BAS	SE:READ	L)	return	REAL;	
function	SIN	(X:E	REAL)				return	REAL;	
function	COS	(X:E	REAL)				return	REAL;	
function	TAN	(X:E	REAL)				return	REAL;	
function	ARCSIN	(X:E	REAL)				return	REAL;	
function	ARCCOS	(X:E	REAL)				return	REAL;	
function	ARCTAN	(Y:E	REAL)				return	REAL;	
function	ARCTAN	(Y:E	REAL;	X:E	REAL)		return	REAL;	
function	SINH	(X:E	REAL)				return	REAL;	
function	COSH	(X:E	REAL)				return	REAL;	
function	TANH	(X:E	REAL)				return	REAL;	
function	ARCSINH	(X:H	REAL)				return	REAL;	
function	ARCCOSH	(X:E	REAL)				return	REAL;	
function	ARCTANH	(X:H	REAL)				return	REAL;	
end package MATH_REAL;									

JJM/feb09

"Sinus" generator – Example of Stimuli (4)

```
library IEEE;
 3
 4 use IEEE.STD LOGIC 1164.ALL;
   use IEEE.STD LOGIC ARITH.ALL;
 5
   use IEEE.STD LOGIC UNSIGNED.ALL;
 6
 7
   use IEEE.MATH REAL.ALL; -- <<<<< Note the use of MATH REAL
 8
 9
   entity Signal generator2 is
10
       Port ( Dataout : out STD LOGIC VECTOR (7 downto 0));
   end Signal generator2;
11
12
13
   architecture Behavioral of Signal generator2 is
   begin
14
15
      Sinus generator:
16
      process
         constant Umax: integer := 127; -- Max amplitude
17
                    real := 2.0E6; -- Frequency [Hz]
18
       constant f:
       constant Tper: real := 1.0/f; -- Period of fr.
19
20
      -- If you can find a way to convert real to time please let me know
         constant Delta: real := 1000.0E-12; -- delta time - sec
21
         constant DeltaWait: time := 1000 ps; -- delta time - ps
22
23
      _____
24
        variable t: Real := 0.0; -- Actual time
25
        variable angle: real := 0.0; -- Actual angle in radians
26
         variable Usin: real := 0.0; -- The sin value [real]
         variable Usin int: integer; -- The sin value as integer
27
28
      begin
         while angle < MATH 2 PI*2.0 loop -- go for to periodes</pre>
29
30
            angle := 2.0 * MATH_PI * t * f; -- calculate angle
31
                   := t + Delta;
            t
                                               -- next time
32
                   := real(Umax)*( SIN( angle)+1.0); -- Usin calculation
            Usin
           Usin_int := integer(Usin); -- convert real to integer
33
            Dataout <= conv std logic vector (Usin int, 8); -- to vector
34
35
                                                     -- Wait one delta time
            wait for DeltaWait;
36
         end loop;
37
         wait:
                   -- forever / stop the process
      end process;
38
39 end Behavioral;
```

Conversion between real, integer .. vectors etc.

```
Port ( Dataout : out STD LOGIC VECTOR (7 downto 0));
  constant Umax: integer := 127; -- Max amplitude
  variable Usin: real := 0.0; -- The sin value [real]
  variable Usin int: integer; -- The sin value as integer
  Usin := real(Umax)*( SIN( angle)+1.0);
  Usin int := integer(Usin);
  Dataout <= conv std logic vector( Usin int, 8);</pre>
-- If you can find a way to convert real to time please let me know
  constant Delta: real := 1000.0E-12; -- delta time - sec
  constant DeltaWait: time := 1000 ps; -- delta time - ps
```

VHDL is known for its "hard" use of types – However is it possible to convert between most types, eighter by using build in functions like **real()** and **integer()**.

Other conversion functions can be found in libraries – like for instance: **Conv_Integer()** and **Conv_std_logic_vector(**,)

"Sinus" generator – Example of Stimuli (5)



"Sinus-Sweep" generator – Example of Stimuli (6)

```
_____
 2
 3
   library IEEE;
 4
   use IEEE.STD LOGIC 1164.ALL;
 5
   use IEEE.STD LOGIC ARITH.ALL;
 6
   use IEEE.STD LOGIC UNSIGNED.ALL;
   use IEEE.MATH REAL.ALL; -- This contains the SIN()
 7
 8
 9
   entity Signal generator3 is
10
       Port ( CLKX : out STD LOGIC ;
11
             Dataout : out STD LOGIC VECTOR (7 downto 0));
12
   end Signal generator3;
13
14
   architecture Behavioral of Signal generator3 is
      signal Clk v1: STD LOGIC := '0';
15
      -- Please note - Shared variables can be used for interprocess data
16
      -- exchange. Moreover can they be observed under a simulation as well
17
18
      shared variable Delta step: real := 100.0;
19
      shared variable Delta: real := 1000.0:
      shared variable Delta xx: real := -1.0;
20
21
   begin
22
      CLKX <= Clk v1;
23
                               _____
24
      -- This process creates a clk-signal with a variable frequency
25
      -- not use if its useful in practice, but it demonstrates what can
26
      -- be done.
27
      -- The shared variable "Delta" will decrease with the value "Delta step"
28
      -- for each step will the "Delta step" value change with "Delta xx"
29
```

"Sinus-Sweep" generator – Example of Stimuli (7)

```
22
       CLKX <= Clk v1;
23
24
       -- This process creates a clk-signal with a variable frequency
25
       -- not use if its useful in practice, but it demonstrates what can
26
       -- be done.
27
       -- The shared variable "Delta" will decrease with the value "Delta step"
28
       -- for each step will the "Delta step" value change with "Delta xx"
29
30
       Clk generator: process
31
       begin
32
          Clk v1 <= not Clk v1; -- Toogle the Clk
33
         Delta := 1000.0; -- Ready for a new count down
         while Delta>0.0 loop -- while not done
34
35
             wait for 10 ps; -- adjust this if needed
             Delta := Delta - Delta step; -- one step down
36
37
          end loop;
38
39
          if Delta xx < 0.0 then
40
             if Delta step < 2.0 then
                Delta xx := 0.1;
41
42
             end if:
43
          else
44
             if Delta step > 198.0 then
                Delta xx := -0.1;
45
             end if:
46
47
          end if:
48
          Delta Step := Delta step + Delta xx;
49
       end process Clk generator;
```

"Sinus-Sweep" generator – Example of Stimuli (8)

```
51
52
      -- This process driven by an external clock signal
      -- the statement "wait until rising edge( clk v1)" do the trick
53
54
      _____
55
      Sinus generator: process
56
        constant Umax: integer := 127; -- Max amplitude
       constant f: real := 2.0E6; -- Frequency [Hz]
57
58
     constant Tper: real := 1.0/f; -- Period of fr.
      -- If you can find a way to convert real to time please let me know
59
        constant Delta: real := 1000.0E-12; -- delta time - sec
60
        constant DeltaWait: time := 1000 ps; -- delta time - ps
61
62
           _____
63
       variable t: Real := 0.0; -- Actual time
64
        variable angle: real := 0.0; -- Actual angle in radians
65
        variable Usin: real := 0.0; -- The sin value [real]
        variable Usin int: integer; -- The sin value as integer
66
67
        gin
wait until rising_edge( Clk_v1);
      begin
68
69
        angle := 2.0 * MATH PI * t * f; -- calculate angle
70
        t := t + Delta; -- next time
71
        Usin := real(Umax)*( SIN( angle)+1.0); -- Usin calculation
72
        Usin int := integer(Usin); -- convert real to integer
73
74
        Dataout <= conv std logic vector (Usin int, 8); -- to vector
75
      end process sinus generator;
   end Behavioral;
76
```

"Sinus-Sweep" generator – Example of Stimuli (9)



Difference Between – Transport .. After & After (1)

```
entity Signal generator4 is
       9
      10
               Port ( Dataout1,
      11
                       Dataout2 :
                                           inout STD LOGIC VECTOR (7 downto 0);
      12
                                                  STD LOGIC);
                       Bit0,Bit1,Bit2: out
      13
          end Signal generator4;
      14
      15
          architecture Behavioral of Signal generator4 is
      16
                                                                The After delay will normally be used to
      17
          begin
                                                                simulate a gates propagation delay -
              Dataout2 <= Dataout1 after 10 ns;
      18
                                                                hence glitch rejection needed.
      19
      20
                                                                The signal should at least be as long as
          -- Bit0
                        <= Dataout1(0) after 10 ns;</pre>
      21
          -- Bit1
                        <= Dataout1(1) after 10 ns;
                                                                the delay time to change the output.
      22
          -- Bit2
                        <= Dataout1(2) after 10 ns;
      23
                                                                       The Transport .. After used for
      24
              Bit0
                        <= transport Dataout1(0) after 10 ns; <
                                                                        a transmission line.
                        <= transport Dataout1(1) after 10 ns;
      25
             Bit1
                                                                        The signal will show up after
      26
              Bit2
                        <= transport Dataout1(2) after 10 ns;
                                                                       the delay time.
      27
      28
              Sinus_generator:
      29
              process
         💹 dataout2[2]
         dataout2[1]
                    0
         30 dataout2[0]
                     0
        ╢ bit2
                     0
        📶 bit 1
        📶 bit0
                     0
        Bit0
                 <=
                     Dataout1(0) after 10 ns;
       OBit1
                     Dataout1(1) after 10 ns; •
                 <=
                                                                                                Time: -
        Bit2
                     Dataout1(2) after 10 ns;
                 <=
JJM/feb09
                                         VHDL for simulation
```

Difference Between – Transport .. After & After (2)

Please compare the ISE simulation and next two slides with Modelsim simulation ??

Dataout2 <= Dataout1 after 10 ns;</pre> 280.0**Current Simulation** 200 400 600 800 1000 n Time: 1000 ns 🖻 🚮 dataout1[7:0] 80 💹 dataout1[7] 0 🐛 dataout 1 [6] 1 🐛 dataout1[5] 0 🐛 dataout1[4] 1 🐛 dataout1[3] 0 🐉 dataout1[2] 0 🐛 dataout1[1] 0 🐛 dataout1[0] 0 🖻 🚮 dataout2[7:0] 95 💹 dataout2[7] 0 🔰 dataout2[6] 🐛 dataout2[5] 0 🔰 dataout2[4] 🐛 dataout2[3] 1 💹 dataout2[2] 1 🐛 dataout2[1] 1 💹 dataout2[0] 🛺 bit2 ᡀ bit1 1 📶 bitO 1





JJM/feb09

20

State Machines for simulation



The structure of a hardware state machine more or less fixed and can be drawn as above

State Machines often used in concern with highlevel languages like C and Java. When it comes to simulation in VHDL will the idea of thinking in states surely shows to very usefull as well.

How ever will you learn that you can make the rules and structure of a Simulation State Machine like you like them to be.

"Function" generator – Example of Stimuli (10)

```
entity State machine demo is
    8
    9
           Port ( DataOut : out STD LOGIC VECTOR (7 downto 0));
       end State machine demo;
   10
   11
   12
       architecture Behavioral of State machine demo is
          -- The statenames can be used
   13
   14
          type States is (Start, State1, State2, State3);
   15
          shared variable State: States;
   16
                            Clk: BIT := '0'; -- NOTE the type BIT
          signal
  17
       begin
  18
   19
          Clk <= not Clk after 1 ns; -- Seems to work better together with not
   20
   21
          -- This demonstrates how a statemachine for simulation could be
   22
          -- implemented, please note the difference compared with "real"
   23
          -- statemachines for hardware.
   24
          -- You can use the "Wait for" statement to created timing and delay
   25
          -- Also internal "for-loops" allowed ...
   26
          -- Finally can the statemachine wait for a Rising egde or similar
   27
          -- inside a state (surely not for synthesize)
          State machine:
   28
   29
          process
   30
             variable i,Value: integer;
   31
          begin
  32
             State := Start;
  33
             loop
  34
                case State is
  35
                   when start =>
  36
                            Dataout <= conv std logic vector( 10,8);</pre>
  37
                            wait for 30 ns;
   38
                            State
                                     := State1;
JJM/feb09
                                           VHDL for simulation
```

"Function" generator – Example of Stimuli (10)

```
39
                when state1 =>
40
                          for i in 0 to 10 loop
41
                              Dataout <= conv std logic vector( i*25,8);</pre>
42
                              wait for 50 ns;
43
                          end loop;
44
                          Value := 0;
45
                          State := State2;
46
                when state2 =>
47
                          wait until Clk'event and Clk='1'; -- Rising edge
48
                          Dataout <= conv std logic vector( Value, 8);</pre>
49
                          Value := Value + 1;
50
                          if Value >254 then
51
                             State := State3; -- Change state now
52
                          end if:
53
                when state3 =>
54
                          Dataout <= conv std logic vector( 127,8);</pre>
55
                          wait for 30 ns;
56
                          State := State1;
57
             end case:
58
             -- wait for 1 ns;
59
          end loop;
60
       end process;
61
62
    end Behavioral;
```

"Function" generator – Example of Stimuli (10)

