Up ]




View RTL Schematic

In order to understand the structure of the circuit, formed by the VHDL code can the RTL view be some help.


This circuit actually the schematic of the original design

Its the LIFO buffer which of most interest. (note - this LIFO got only 3x8-bit for simplicity)