[Home] [TTL] [CMOS] [PALs] [CPLD] [FPGA]
FPGA
Up ]

 
 

Inside a FPGA – Reduced and simplified

 

 

Old ”Alternative” to the FPGA

 
 

I/O-Block - simplified

 
  Real world I/O-Block
 
  Configurable Logic Block - simplified
 
  What’s behind a FPGA
 
  Inside a FPGA – 100k gate - 36% used
 
 

Hit Counter