[Home] [Async. vs. Sync] [State Diagrams] [VHDL implementaions] [Levels of abstraction] [Kiss to FSM]
Kiss to FSM
Up ]

The "Keep It Simple S..." format gives compact description of a Final State Machine.
If you lack a program which translate the KISS format to an actual VHDL implementation can it be done by hand.


Please note! I believe that the lack of a default output value must give problems in a practical design - perhaps would a Kiss3 format be useful to solve this problem :-)